

## Abstract 3-Axis Accelerometer QMA6100P

Advanced Information

The QMA6100P is a three-axis accelerometer. This surface-mount, small sized chip has integrated acceleration transducer with signal conditioning ASIC, sensing tilt, motion, shock and vibration, targeted for applications such as screen rotation, step counting, sleep monitor, gaming and personal navigation in mobile and wearable smart devices.

The QMA6100P is based on the state-of-the-art, high resolution single crystal silicon MEMS technology. Along with custom-designed 14-bit ADC ASIC, it offers the advantages of low noise, high accuracy, low power consumption, and offset trimming. The device supports digital interface I<sup>2</sup>C and SPI.

The QMA6100P is in a 2x2x0.95 mm<sup>3</sup> surface mount 12-pin land grid array (LGA) package.

### **FEATURES**

- 3-Axis Accelerometer in a 2x2x0.95 mm<sup>3</sup> Land Grid Array Package (LGA), guaranteed to operate over a temperature range of -40 °C to +85 °C.
- 14-Bit ADC with low noise accelerometer sensor
- I<sup>2</sup>C Interface with SDR modes.
  Support SPI digital interface
- Built-In Self-Test
- Wide range operation voltage (1.71V to 3.6V) and low power consumption (5-44uA low power conversion current)
- Integrated FIFO with depth of 64 frames RoHS compliant, halogen-free
- Built–in motion algorithm

### BENEFIT

- Small size for highly integrated products. Signals have been digitized and factory trimmed.
- High resolution allows for motion and tilt sensing
- High-Speed Interfaces for fast data communications.
- Enables low-cost functionality test after assembly in production
- Automatically maintains sensor's sensitivity under wide operation voltage range and compatible with battery powered applications
- Environmental protection and wide applications
- Low power and easy applications including step counting, sleep monitor, gaming and personal navigation



### CONTENTS

COI	NTENTS		2
1	INTERNA	AL SCHEMATIC DIAGRAM	3
	1.1	Internal Schematic Diagram	3
2	SPECIFIC	CATIONS AND I/O CHARACTERISTICS	
	2.1	Product Specifications	3
	2.2	Absolute Maximum Ratings	
	2.3	I/O Characteristics	
3	PACKAG	E PIN CONFIGURATIONS	
	3.1	Package 3-D View	
	3.2	Package Outlines	
4	EXTERN	AL CONNECTION	
	4.1	I2C Single Supply connection	
	4.2	SPI Single Supply connection	
5	BASIC D	EVICE OPERATION	
	5.1	Acceleration sensor	9
	5.2	Power Management	
	5.3	Power On/Off Time	10
	5.4	Communication Bus Interface I <sup>2</sup> C and Its Addresses	11
6	MODES (	OF OPERATION	
	6.1	Modes Transition	11
	6.2	Description of Modes	12
7	Functions	and interrupts	12
	7.1	STEP_INT	13
	7.2	DRDY_INT	13
	7.3	ANY_MOT_INT	14
	7.4	SIG_MOT_INT	16
	7.5	NO_MOT_INT	16
	7.6	TAP_INT	17
	7.7	RAISE_INT	18
	7.8	FIFO_INT	18
	7.9	Interrupt configuration	19
8	I <sup>2</sup> C COM	MUNICATION PROTOCOL	21
	8.1	I <sup>2</sup> C Timings	21
	8.2	I <sup>2</sup> C R/W Operation	21
	8.3	Serial Peripheral Interface(SPI)	
9	REGISTE	RS	26
	9.1	Register Map	26
	9.2	Register Definition	



#### 1 **INTERNAL SCHEMATIC DIAGRAM**

### 1.1 Internal Schematic Diagram



#### Figure 1. **Block Diagram**

#### Table 1. Block Function

Block	Function
Transducer	3-axis acceleration sensor
CVA	Charge-to-Voltage amplifier for sensor signals
Interrupt	Digital interrupt engine, to generate interrupt signal on data conversion, and motion function
FSM	Finite state machine, to control device in different mode
I <sup>2</sup> C/SPI	Interface logic data I/O
OSC	Oscillator for internal operation
Power	Power block, including LDO

#### **SPECIFICATIONS AND I/O CHARACTERISTICS** 2

#### 2.1 **Product Specifications**

#### Table 2. Specifications (\* Tested and specified at 25°C and 3.0V VDD except stated otherwise.)

Parameter	Conditions	Min	Тур	Max	Unit	
Supply voltage VDD	VDD, for internal blocks	1.71	3.3	3.6	V	
Standby current	VDD and VDDIO on		0.5		μΑ	
	ODR=800 Hz		38			
Low power current	ODR=400 Hz		19		μA	
	ODR=200 Hz		10			
	ODR=80 Hz		5			
	ODR=50Hz		149			
Low noise current	ODR=25 Hz		75		μΑ	
	ODR=12.5 Hz		38			
	ODR=6.25 Hz		19			
Data output rate (ODR)		1.25		1000	Samples /sec	
Startup time	From the time when VDD reaches to 90% of final value to the time when device is ready for conversion		2		ms	
Wakeup time	From the time device enters into active mode to the time device is ready for conversion		1		ms	
Operating		-40		85	°C	
temperature			12/14/10/			
Acceleration Full Range			±2/±4/±8/ ±16/±32		g	
	FS=±2g		4096			
Constitution	FS=±4g		2048			
Sensitivity	FS=±8g		1024		LSB/g	
	FS=±16g		512			
	FS=±32g		256			
Sensitivity Temperature Drift	FS=±2g, Normal VDD Supplies		±0.02		% <b>/</b> ℃	
Sensitivity tolerance	Gain accuracy		±4		%	
Zero-g offset	FS=±2g, Normal VDD Supplies		±80		mg	
Zero-g offset Temperature Drift	FS=±2g, Normal VDD Supplies		±2		mg/℃	
Noise density	FS=±2g, run state		220		µg/√Hz	
Nonlinearity	FS=±2g, Best fit straight line,		±0.5		%FS	
Cross Axis Sensitivity			1		%	

### 2.2 Absolute Maximum Ratings

### Table 3. Absolute Maximum Ratings (Tested at 25°C except stated otherwise.)

Item	Symbol	Min	Max	Unit	Remark
Power Supply Voltage	Vddmax	-0.3	5.4	V	
Input Voltage (other than power)	Vmax	-0.2	Vdd+0.2	V	
Reflow Classificaition	MSL3, 2	60℃ Pe	eak Temper	ature	
Storage Temperature	Tstr	-50	150	°C	

The information contained herein is the exclusive property of QST, and shall not be distributed,	4 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	

<b>↓\$</b> ₽ 砂睿	Ř
--------------------	---

Storage Humidity	Hstr	10	95	%RH	
ESD(HBM)	Vhbm		±2000	V	
ESD(MM)	Vmm		±200	V	
ESD(CDM)	Vcdm		±500	V	
Shock Immunity			10000	g	duration < 200uS

### 2.3 I/O Characteristics

#### Table 4. I/O Characteristics

ltem	Symbol	Condition	Min	Тур	Max	Unit
Digital Input Low Voltage	Vil_d		-	-	Vddio*0.2	V
Digital Input High Voltage	Vih_d		Vddio*0.8	-	-	V
Digital Input Hysterisis	Vidhys		Vddio*0.1	-	-	V
Digital Output Low Voltage(I <sup>2</sup> C)	Vol_d1	lo=3mA (SDI) *1)	0	-	Vddio*0.2	V
Digital Output Low Voltage (SPI)	Vol_d2	lo=1mA (SDI, SDO) *1)	0	-	Vddio*0.2	V
Digital Output High Voltage1 (SPI)	Voh_d1		Vddio*0.8	-	-	v
(Vio>=1.62V)		lo=1mA (SDI, SDO) *1)				
Digital Output High Voltage2 (SPI) (Vio>=1.2V)	Voh_d2	lo=1mA (SDI, SDO) *1)	Vddio*0.6	-	-	V
Leakage Current at Output OFF	loff	SDX, ADO	-10	-	10	μΑ
Internal Pullup Resistor	Rpullup	SENB	70	120	190	koh m
I <sup>2</sup> C Load Capacitor	Cb	SDX, SCX	-	-	400	рF
Load Capacitance of Reset Terminal	Crst		-	-	20	рF
Pulse Width of Asynchronous Reset	Trst		100	-	-	µsec
Power on Startup Time	Tstart		-	-	10	msec

### **3 PACKAGE PIN CONFIGURATIONS**

### 3.1 Package 3-D View

Arrow indicates direction of g field that generates a positive output reading in normal measurement configuration.



The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.







#### Table 5. Pin Configurations

No	Name	10	Description	Logic Level
1	AD0	I	LSB of I <sup>2</sup> C address, or SDO of SPI serial data output	VDDIO
2	SDX	I/O	SDA of I2C serial data, or SDI of SPI serial data input	VDDIO
3	VDD	Р	Power supply to internal circuitry	NA
4	RESV1	А	Reserved	NA
5	INT1	0	Interrupt1	VDDIO
6	INT2	0	Interrupt2	VDDIO
7	NC	NC	Not connected	NA
8	GNDIO	G	Ground to IO	GND
9	GND	G	Ground to internal circuitry	NA
10	SENB	_	Protocol selection	VDDIO
11	RESV2	Α	Reserved	NA
12	SCX	I	SCL of I2C serial clock, or SCK of SPI serial clock	VDDIO

No	Nama	10		Connectivity	
NO	Name	10	12C	SPI_3W	SPI_4W
1	AD0	-	VDDIO/GND	Float	MISO
2	SDX	I/O	SDA	SDI/SDO	MOSI
3	VDD	Р	VDD	VDD	VDD
4	RESV1	Α	Float/GND	Float/GND	Float/GND
5	INT1	0	INT1	INT1	INT1
6	INT2	0	INT2	INT2	INT2



7	NC	NC	NC	NC	NC
8	GNDIO	G	GND	GND	GND
9	GND	G	GND	GND	GND
10	SENB	Ι	VDDIO/Float	CSB	CSB
11	RESV2	Α	VDDIO/Float/GND	VDDIO/Float/GND	VDDIO/Float/GND
12	SCX	I	SCL	SCK	SCK

### 3.2 Package Outlines

### 3.2.1 Package Type

LGA (Land Grid Array)

### 3.2.2 Package Outline Drawing

2.0mm (Length)\*2.0mm (Width)\*0.95mm (Height)



REF.      Min.      Nom.      Max.        A      0.90      0.95      1.00        A1      -      -      0.03	
	ſ
A1 0.03	
	[
A2 0.97	
k 0.20 0.25 0.30	ſ
L 0.20 0.25 0.30	[
D 1.925 2.00 2.075	[
E 1.925 2.00 2.075	
D1 1.50 BSC	
E1 1.50 BSC	
ZD 0.25 BSC	
ZE 0.25 BSC	
e 0.50 BSC	
L1 0.05 0.125 0.20	

DIMENSIONAL REFERENCES unit nn					
REF.	TOLERANCE OF FORM				
	AND POSITION				
0.0.0.	0.10				
bbb	0.10				
CCC	0.10				
ddd	0.08				
eee	0.08				

#### NOTE:

1. CONTROLLING DIMENSION: MILLIMETER.

#### Figure 3. Package Outline Drawing

#### 3.2.3 Tape And Reel

Devices are shipped in reels, in standard cardboard box packaging.

Package	Reel Size	WidthxPitch	Qty/reel	Trailer(Inner layer Min length)	Leader(Outer layer Min length	Pin 1 Location
LGA(2x2)	13"	12*4	5000	300mm	300mm	Up Right

The information contained herein is the exclusive property of QST, and shall not be distributed,	7 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	



#### 4 EXTERNAL CONNECTION

### 4.1 I2C Single Supply connection



Figure 4. I2C Single Supply Connection

### 4.2 SPI Single Supply connection





Figure 5. SPI Single Supply Connection

### **5** BASIC DEVICE OPERATION

### 5.1 Acceleration sensor

The QMA6100P acceleration sensor circuit consists of tri-axial sensors and application specific support circuits to measure the acceleration of device. When a DC power supply is applied to the sensor, the sensor converts any accelerating incident in the sensitive axis directions to charge output.

#### 5.2 Power Management

Device has one power supply pins. VDD is the main power supply for all of the internal blocks, including analog and digital.

The device contains a power-on-reset generator. It generates reset pulse as power on, which can load the register's default value, for the device to function properly.

To make sure the POR block functions well, we should have such constrains on the timing of VDD

The information contained herein is the exclusive property of QST, and shall not be distributed,	9 / 37	
reproduced, or disclosed in whole or in part without prior written permission of QST.		

<b>↓\$</b> ₽ <sub>0</sub>
---------------------------

The device should turn-on both power pins in order to operate properly. When the device is powered on, all registers are reset by POR, then the device transits to the standby mode and waits for further commends.

Table 6 provides references for four power states.

#### Table 6.Power States

Power State	VDD	Power State Description
1	0V	Device off
2	1.71V-3.6V	Device on, normal operation mode, enters standby mode
		after POR

### 5.3 Power On/Off Time

Device has one power supply pins and two ground pins. VDD is the main power supply for all of the internal blocks, including analog and digital. GND is OV supply for all of internal blocks, and GNDIO for digital interface.

There is no limitation on the voltage levels of VDD , as long as it is within operating range.

The device contains a power-on-reset generator. It generates reset pulse as power on, which can load the register's default value, for the device to function properly.

To make sure the POR block functions well, we should have such constrains on the timing of VDD. The power on/off time related to the device is in Table 7

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
POR Completion	PORT	Time Period After VDD and			250	μs
Time		VDDIO at Operating Voltage to				
		Ready for I <sup>2</sup> C Commend and				
		Analogy Measurement.				
Power off Voltage	SDV	Voltage that Device Considers to			0.2	V
		be Power Down.				
Power on Interval	PINT	Time Period Required for Voltage	100			μs
		Lower Than SDV to Enable Next				
		POR				
Power on Time	PSUP	Time Period Required for Voltage			50	ms
		from SDV to 90% of final value				

#### Table 7. Time Required for Power On/Off



#### **Power On/Off Timing**

#### Figure 9. Power On/Off Timing

### 5.4 Communication Bus Interface I<sup>2</sup>C and Its Addresses

This device will be connected to a serial interface bus as a slave device under the control of a master device, such as the processor. Control of this device is carried out via I<sup>2</sup>C.

This device is compliant with I<sup>2</sup>C -Bus Specification, document number: 9398 393 40011. As an I<sup>2</sup>C compatible device, this device has a 7-bit serial address and supports I<sup>2</sup>C protocols. This device supports standard and fast speed modes, 100 kHz and 400 kHz, respectively. External pull-up resistors are required to support all these modes.

There are two I<sup>2</sup>C addresses selected by connecting pin 1 (AD0) to GND or VDD. The first six MSB are hardware configured to "001001" and the LSB can be configured by AD0.

#### Table 8. I<sup>2</sup>C Address Options

AD0 (pin 1) I <sup>2</sup> C Slave Address (HEX) I <sup>2</sup> C Slave Address (B		I <sup>2</sup> C Slave Address (BIN)
Connect to GND	12	0010010
Connect to VDD	13	0010011

### 6 MODES OF OPERATION

#### 6.1 Modes Transition

QMA6100P has two different operational modes, controlled by register (0x11), MODE\_BIT. The main purpose of these modes is for power management. The modes can be transited from one to another, as shown below, through I<sup>2</sup>C commands. The default mode after power-on is standby mode.

The information contained herein is the exclusive property of QST, and shall not be distributed,	11 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	





Figure 10. Basic operation flow after power-on



The default mode after power on is standby mode. Through I<sup>2</sup>C instruction, device can switch between standby mode and active mode. With SOFTRESET by writing 0xB6 into register 0x36, all of the registers will get default values. SOFTRESET can be done both in active mode and in standby mode. Also, by writing 1 in NVM\_LOAD (0x33<3>) when device is in active mode, the NVM related image registers will get default value from NVM, however, other registers will keep the values of their own.

### 6.2 Description of Modes

#### 6.2.1 Active Mode

In active mode, the ADC digitizes the charge signals from transducer, and digital signal processor conditions these signals in digital domain, processes the interrupts, and send data to Data registers (0x01~0x06) and FIFO (accessible through register 0x3F).

### 6.2.2 Standby Mode

In standby mode, most of the blocks are off, while device is ready for access through I<sup>2</sup>C. Standby mode is the default mode after power on or soft reset. Device can enter into this mode by set the soft reset register (0x36) to 0xB6 or set the MODE\_BIT (0x11<7>) to logic 0.

### 7 Functions and interrupts

ASIC support interrupts, such as STEP\_INT, DRDY\_INT, ANY\_MOT\_INT, SIG\_MOT\_INT, NO\_MOT\_INT, RAISE\_INT and FIFO\_INT, etc.

The information contained herein is the exclusive property of QST, and shall not be distributed,	12 / 37	
reproduced, or disclosed in whole or in part without prior written permission of QST.		



### 7.1 STEP\_INT

The STEP\_FPAG detect that the user is entering/exiting step mode. When the user enters into step mode, at least one axis sensor data will vary periodically, by numbering the variation periods and the acceleration intensity the step counter can be calculated.



Figure 10. STEP SIGNAL

The related interrupt status bit is STEP\_INT (0x0A<3>) and SIG\_STEP (0x0A<6>). When the interrupt is generated, the value of STEP\_INT will be set to logic 1, which will be cleared after the interrupt status register is read by user. STEP\_IEN/SIG\_STEP\_IEN (0x16<3>/0x16<6>) is the enable bit for the STEP\_INT/SIG\_STEP\_INT. Also, to get this interrupt on PIN\_INT1 and/or PIN\_INT2, we need to set INT1\_STEP (0x19<3>)/INT1\_SIG\_STEP (0x19<6>) or INT2\_STEP (0x1B<3>) /INT2\_SIG\_STEP (0x18<6>) to logic 1, to map the internal interrupt to the interrupt PINs.

### 7.2 DRDY\_INT

The width of the acceleration data is 14 bits, in two's complement representation. The data of each axis is split into 2 parts, the MSB part (one byte contains bit 13 to bit 6) and the LSB part (one byte contains bit 5 to bit 0). Reading data should start with LSB part. When user is reading the LSB byte of data, to ensure the integrity of the acceleration data, the content of MSB can be locked, by setting SHADOW\_DIS (0x21<6>) to logic 0. This lock function can be disabled by setting SHADOW\_DIS to logic 1. Without lock, the MSB and LSB content will be updated by new value immediately. The bit NEW\_DATA in the LSB byte is the flag of the new data. If new data is updated, this NEW\_DATA flag will be 1, and will be cleared when corresponding MSB or LSB is read by user.

Also, the user should note that even with SHADOW\_DIS=0, the data of 3 axes are not guaranteed from the same time point.

The device supports four different acceleration measurement ranges. The range is setting through RANGE (0x0F<3:0>), and the details as following:

RANGE	Acceleration range	Resolution		
0001	2g	244ug/LSB		
0010	4g	488ug/LSB		
0100	8g	977ug/LSB		

The information contained herein is the exclusive property of QST, and shall not be distributed,	
reproduced, or disclosed in whole or in part without prior written permission of QST.	

1000	16g	1.95mg/LSB
1111	32g	3.91mg/LSB
Others	2g	244ug/LSB

The interrupt for the new data serves for the synchronous data reading for the host. It is generated after storing a new value of z-axis acceleration data into data register. This interrupt will be cleared automatically when the next data conversion cycle starts, and the interrupt will be effective about 64\*MCLK, and automatically cleared. The interrupt mode for the new data is fixed to be non-latched.

### 7.3 ANY\_MOT\_INT

Any motion Any motion detection uses slope between two successive data to detect the changes in motion. It generates interrupt when a preset threshold ANY\_MOT\_TH (0x2E) is exceeded.

The time difference between two successive data depends on the output data rate (ODR). Slope(t1) = (acc(t1) - acc(t0)) \* ODR

The any motion detection criteria are fulfilled and interrupt is generated if any of enabled channels exceeds ANY\_MOT\_TH for ANY\_MOT\_DUR (0x2C<1:0>) consecutive times.

As long as all the enabled channels data fall or stay below ANY\_MOT\_TH for ANY\_MOT\_DUR consecutive times, the interrupt will be reset unless the interrupt signal is latched.

The any motion detection engine will send out the signals of axis which triggered the interrupt (ANY\_MOT\_FIRST\_X (0x09<0>), ANY\_MOT\_FIRST\_Y (0x09<1>), ANY\_MOT\_FIRST\_Z (0x09<2>)) and the sign of the motion (ANY\_MOT\_SIGN (0x09<3>))





There is an option for using any motion detector to detect high-g.

If the  $0x2F < 6 > (any_mot_in_sel)$  is logic-1, the input of any-motion detector would be acceleration, and the threshold range would cover full scale range.



any\_mot\_in\_sel (0x2F<6>) : 0 for any motion detection 1 for high-g detection



#### 7.4 SIG\_MOT\_INT

A significant motion is a motion due to a change in user location. The algorithm is as following:

- 1) Look for movement, same setting as any motion detection
- 2) If movement detected, sleep for T\_Skip (0x2F<3:2>)
- 3) Look for movement
  - a) If no movement detected within T\_Proof (0x2F<5:4>), go back to 1
  - b) If movement detected, report a significant movement, and generate the interrupt

The significant motion detection and any motion detection are exclusive, user can select either one through SIG\_MOT\_SEL (0x2F<0>).

If significant motion is detected, the engine will set SIG\_MOT\_INT (0x0A<0>).



### 7.5 NO\_MOT\_INT

No-motion interrupt is generated if the slope (absolute value of acceleration difference) on all selected axes is smaller than the programmable threshold for a programmable time. Figure shows the timing for the no-motion interrupt. Register (0x2C) NO\_MOT\_DUR defines the delay times before the no-motion interrupt is generated. Table lists the delay times adjustable with register (0x2C) NO\_MOT\_DUR.

The no-motion interrupt is enabled per axis by writing logic 1 to bits (0x18) NO\_MOTION\_EN\_X, (0x18) NO\_MOTION\_EN\_Y, and (0x18) NO\_MOTION\_EN\_Z, respectively. The no-motion threshold is set through the (0x2D) NO\_MOT\_TH register. The meaning of an LSB of (0x2D) NO\_MOT\_TH depends on the selected g-range: it corresponds to 3.91mg in 2g-range (7.81mg in 4g-range, 15.6mg in 8g-range, 31.25mg in 16g-range, 62.5mg in 32g-range). Therefore the maximum value is 996mg in 2g-range (2g in 4g-range, 4g in 8g-range, 8g in 16g-range, and 16g in 32g-range). The time difference between the successive acceleration samples depends on the selected ODR and equates to 1/ODR.



### 7.6 TAP\_INT

Tap detection allows the device to detect the events such as clicking or double clicking of a touch-pad. A tap event is detected if a pre-defined slope of the acceleration. The tap detection includes single tap (S\_TAP), double tap (D\_TAP), triple tap (T\_TAP), and quadruple tap (Q\_TAP). A 'Single tap' is a single event within a certain shock time, followed by a certain quiet time. A 'double tap' consists of a first such event followed by a second event within a defined time frame, and so on.

Each tap interrupt can be enabled (disabled) by setting '1' ('0') to S\_TAP\_EN(0x16<7>), D\_TAP\_EN(0x16<5>), T\_TAP\_EN(0x16<4>), and Q\_TAP\_EN(0x16<0>).

The status of each tap interrupt is stored in S\_TAP\_INT(0x0A<7>), D\_TAP\_INT(0x0A<5>), T\_TAP\_INT(0x0A<4>), and Q\_TAP\_INT(0x0B<0>).

The shock and quiet threshold for detecting a tap event is set by register (0x2B) TAP\_SHOCK\_TH and (0x1E) TAP\_QUIET\_TH. The meaning of threshold LSB is 31.25mg, the range is  $0 \sim 2G$ .

The tap input selection is defined in (0x2B<7:6>) TAP\_IN\_SEL, the default input is  $\sqrt{x^2 + y^2 + z^2}$ , the tap detector could only detect 1 axis as shown below:

TAP\_IN\_SEL<1:0>: 0: X-axis 1: Y-axis 2: Z-axis 3:  $\sqrt{x^2 + y^2 + z^2}$ 

In figure the timing for tap is visualized:



### 7.7 RAISE\_INT

矽睿

Raise wake algorithm is used to detect the action of raise hand (or hand down). The interrupt is enabled by writing logic 1 to bits (0X16[1]) RAISE\_EN, (0X16[2]) HD\_EN. User can adjust the sensitivity through the registers. The register RAISE\_WAKE\_SUM\_TH(0X22[5:0]) defines the strength of hand action (raise and down). The register RAISE\_DIFF\_TH(0X23[1:0],0X22[7:6]) defines the differential values of twice actions, when the hand behavior almost done the differential value will be smaller and we can use this register to set the threshold. RAISE\_WAKE\_PERIOD and RAISE\_WAKE\_TIMEOUT\_TH define the duration of the total hand action.

#### 7.8 FIFO\_INT

This device has integrated FIFO memory, capable of storing up to 64 frames, with each frame contains three 14bits words, for acceleration data of X, Y, and Z axis. All of the 3-axes acceleration is sampled at same time point

The FIFO can be configured as three modes, FIFO mode, STREAM mode, and BYPASS mode. FIFO mode.

In FIFO mode, the acceleration data of selected axes are stored in the buffer memory. If enabled, a watermark interrupt can be triggered when the buffer filled up to the defined level. The buffer will continuously be filled until the fill level reaches to 64. When the buffer is full, data collection stops, and the new data will be ignored. Also, FIFO\_FULL interrupt will be triggered when enabled.

STREAM mode

In STREAM mode, the acceleration data of selected axes will be stored into the buffer until the buffer is full. The buffer's depth is 64 now. when the buffer is full, data collection continues, and the oldest data is discarded. If enabled, a watermark interrupt will be triggered when the fill level reached to the defined level. Also, when buffer is full, FIFO\_FULL interrupt will be triggered if enabled. If any old data is discarded, the FIFO\_OR (0x0B<7>) will be set to be logic 1. BYPASS mode

In BYPASS mode, only the current acceleration data of selected axes can be read out from FIFO. The FIFO acts like the STREAM mode when a depth of 1. Compared to reading directly from data register, this mode has the advantage of ensuring the package of xyz data are from same time point. The data registers are updated sequentially and have chance for

The information contained herein is the exclusive property of QST, and shall not be distributed,	18 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	



xyz data are from different time. Also, if any old data is discarded, the FIFO\_OR will be set to be logic 1, similar as that in STREAM mode.

The FIFO mode can be configured by setting FIFO\_MODE (0x3E<7:6>).

FIFO_MODE	MODE
00	BYPASS
01	FIFO
10	STREAM
11	FIFO

User can select the acceleration data of which axes to be stored in FIFO. This configuration can be done by setting FIFO\_CH (0x3E<2:0>)

If all of the 3-axes data are selected, the format of data read from 0x3F is a	as following

					0						
	XLSB	XMSB	YLSB	YMSB	ZLSB	ZMSB					
These comprise one frame											

These comprise one frame

If only one axis is enabled, the format data read from 0x3F is as following

YLSB YMSB

These comprise one frame

If the frame is not read completely, the remaining parts of the frame will be discarded. If the FIFO is read beyond the FIFO fill level, all zeroes will be read out.

FIFO\_FRAME\_COUNTER (0x0E<7:0>) reflects the current filled level of the buffer. If additional data frames are written into the buffer when FIFO is full (in STREAM mode or BYPASS mode), then FIFO\_OR (0x0B<7>) is set to be logic 1. This FIFO\_OR bit can be considered as flag of discarding old data.

When a write access to one of the FIFO configuration registers (0x3E) or watermark registers (0x31) occurs, the FIFO buffer will be cleared, the FIFO fill level indication register FIFO\_FRAME\_COUNTER (0x0E<7:0>) will be cleared, and the FIFO\_OR (0x0B<7>) will be cleared as well.

As mentioned above, FIFO controller contains two interrupts, FIFO\_FULL interrupt and watermark interrupt. These two interrupts are functional in all of the FIFO operating modes.

The watermark interrupt is triggered when the filled level of buffer reached to the level that is defined by register FIFO\_WM\_LVL (0x31<7:0>), if the interrupt is enabled by setting INT\_FWM\_EN (0x17<6>) to logic 1 and INT1\_FWM (0x1A<6>) or INT2\_FWM (0x1C<6>) is set.

The FIFO\_FULL interrupt is triggered when the buffer has been fully filled. In FIFO mode, the filled level is 64, and in STREAM mode the filled level is 64, in BYPASS mode the filled level is 1. To enable FIFO\_FULL interrupt, INT\_FFULL\_EN (0x17<5>) should be set to 1, and INT1\_FFULL (0x1A<5>) and INT2\_FFULL (0x1C<5>) is set.

The status of watermark interrupt and FIFO full interrupt can be read through INT\_STAT (0xOB) After soft-reset, the watermark interrupt and FIFO full interrupt are disabled.

For the FIFO to recollect the data, user should reconfigure the register FIFO\_MODE.

#### 7.9 Interrupt configuration

The device has the above 3 interrupt engines. Each of the interrupts can be enabled and configured independently. If the trigger condition of the enabled interrupt fulfilled, the corresponding interrupt status bit will be set to logic 1, and the mapped interrupt pin will be activated. The device has two interrupt PINs, INT1 and INT2. Each of the interrupts can be mapped to either PIN or both PINs.

The interrupt status registers INT\_ST(0x09~0x0d) will update when a new data word is written into the data registers. If an interrupt is disabled, the related active interrupt status bit is disabled immediately.

reproduced, or disclosed in whole or in part without prior written permission of QST.		tained herein is the exclusive property of QST, and shall not be distributed, besed in whole or in part without prior written permission of QST.
---	--	---



When interrupt condition is fulfilled, related bit of interrupt will be set, until the associated interrupt condition is no more valid. Read operation to related register will also clear the register.

Device supports 2 interrupt modes, non-latched, and latched mode. The interrupt modes are set through LATCH\_INT (0x21<0>).

In non-latched mode, the mapped interrupt pin will be set and/or cleared same as associated interrupt register bit. Also, the mapped interrupt pin can be cleared with read operation to any of the INT ST(0x09~0x0d).

Exception to this is the new data interrupt and step interrupt, which are automatically reset after a fixed time (T\_Pulse = 64/MCLK), no matter LATCH INT (0x21<0>) is set to 0 or 1.

In latched mode, the clearings of mapped pins are determined by INT\_RD\_CLR (0x21<7>). If the condition for trigging the interrupt still holds, the interrupt status will be set again with the next change of the data registers.

Mapping the interrupt pins can be set by INT\_MAP (0x19~0x1B).

The electrical interrupt pins can be set INT PIN CONF (0x20<3:0>). The active logic level can be set to 1 or 0, and the interrupt pin can be set to open-drain or push-pull.



### 8 I<sup>2</sup>C COMMUNICATION PROTOCOL

### 8.1 I<sup>2</sup>C Timings

Table 9 and Figure 11 describe the I<sup>2</sup>C communication protocol times

#### Table 9. I<sup>2</sup>C Timings

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL Clock	f <sub>scl</sub>		0		400	kHz
SCL Low Period	t <sub>low</sub>		1			μs
SCL High Period	t <sub>high</sub>		1			μs
SDA Setup Time	t <sub>sudat</sub>		0.1			μs
SDA Hold Time	t <sub>hddat</sub>		0		0.9	μs
Start Hold Time	t <sub>hdsta</sub>		0.6			μs
Start Setup Time	t <sub>susta</sub>		0.6			μs
Stop Setup Time	t <sub>susto</sub>		0.6			μs
New Transmission Time	t <sub>buf</sub>		1.3			μs
Rise Time	t <sub>r</sub>					μs
Fall Time	t <sub>f</sub>					μs



Figure 11. I<sup>2</sup>C Timing Diagram

### 8.2 I<sup>2</sup>C R/W Operation

8.2.1 Abbreviation

Table 10. Abbreviation

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.

21 / 37



SACK	Acknowledged by slave
MACK	Acknowledged by master
NACK	Not acknowledged by master
RW	Read/Write

#### 8.2.2 Start/Stop/Ack

START: Data transmission begins with a high to transition on SDA while SCL is held high. Once I<sup>2</sup>C transmission starts, the bus is considered busy.

STOP: STOP condition is a low to high transition on SDA line while SCL is held high.

ACK: Each byte of data transferred must be acknowledged. The transmitter must release the SDA line during the acknowledge pulse while the receiver must then pull the SDA line low so that it remains stable low during the high period of the acknowledge clock cycle.

NACK: If the receiver doesn't pull down the SDA line during the high period of the acknowledge clock cycle, it's recognized as NACK by the transmitter.

#### 8.2.3 I<sup>2</sup>C Write

I<sup>2</sup>C write sequence begins with start condition generated by master followed by 7 bits slave address and a write bit (R/W=0). The slave sends an acknowledge bit (ACK=0) and releases the bus. The master sends the one-byte register address. The slave again acknowledges the transmission and waits for 8 bits data which shall be written to the specified register address. After the slave acknowledges the data byte, the master generates a stop signal and terminates the writing protocol.

#### Table 11. I<sup>2</sup>C Write

	Slave Address R									Register Address									Data									
ST/	A W S								(0x11)							SA									SA	ST		
ART	0	0	1	0	0	1	0	0	Ś	0	0	0	1	0	0	0	1	Ś	1	0	0	0	0	0	0	0	ĊK	QP

#### 8.2.4 I<sup>2</sup>C Read

 $I^2C$  write sequence consists of a one-byte  $I^2C$  write phase followed by the  $I^2C$  read phase. A start condition must be generated between two phases. The  $I^2C$  write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (R/W=1). Then master releases the bus and waits for the data bytes to be read out from slave. After each data byte the master has to generate an acknowledge bit (ACK = 0) to enable further data transfer. A NACK from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission.

The register address is automatically incremented and more than one byte can be sequentially read out. Once a new data read transmission starts, the start address will be set to the register address specified in the current I<sup>2</sup>C write command.

#### Table 12. I<sup>2</sup>C Read

ST.		S	lave	e Ad	ldre	SS		R W	S۵		R	egis	ster (0x		dres	S		SA	
TART	0	0	1	0	0	1	0	0	ĊK	0	0	0	0	0	0	0	0	ACK	
ST		S	lave	e Ad	ldre	ss		R W	SA	Data (0x00)								Μ	Data (0x01)

**4**57 <sub>矽睿</sub>

	0	0	1	0	0	1	0	1		0	0	0	0	0	0	1	0		0	0	0	0	0	0	0	0		
M				D (0	Data 0x02	.)			M,									M,				Da (0x					N/	TS
ACK	0	0	0	0	0	0	1	0	ACK									ACK	0	0	0	0	0	0	0	0	ACK	STOP

### 8.3 Serial Peripheral Interface(SPI)

The timing specification of SPI is given in the following table.

Parameter	Symbol	Condition	Min.	Max.	Unit
Clock Frequency	f <sub>SPI</sub>	Max. load on SDI or SDO=25pF	0	10	MHz
SCK Low Pulse	t <sub>SCKL</sub>		20		ns
SCK High Pulse	t <sub>SCKH</sub>		20		ns
SDI Setup Time	t <sub>SDI_setup</sub>		20		ns
SDI Hold Time	t <sub>SDI_hold</sub>		20		ns
SDO Output Delay	t <sub>sdo od</sub>	Load =25pF		30	ns
		Load =250pF, V <sub>ddio</sub> =2.4V		40	ns
SENB Setup Time	t <sub>SENB_setup</sub>		20		ns
SENB Hold Time	t <sub>SENB hold</sub>		40		ns

The following figure shows the definition of SPI timing given in table 13:



Figure. 12 SPI timing diagram

The SPI interface of QMA6100P is compatible with two modes, '00' and '11'. The automatic selection between mode '00' and mode '11' is done based on the value of SCK at the falling edge of SENB. Two configurations of SPI interface are supported by QMA6100P: 4-wire and 3-wire. The same protocol is used by both configurations. The device operates in 4-wire configuration by default. The configuration can be switched to 3-wire configuration by setting EN\_SPI3W(0x20[5])=1. Pin SDI is used as the common data pin in 3-wire configuration.

The information contained herein is the exclusive property of QST, and shall not be distributed,	23 / 37	
reproduced, or disclosed in whole or in part without prior written permission of QST.		

For single byte read or write operation, 16-bit protocols are used. QMA6100P also supports multiple-byte read or write operations.

**In 4-wire configuration**, SENB(low active), SCK(serial clock), SDI(serial data input) and SDO(serial data output) pins are used. The communication starts when SENB is pulled low by SPI master and stops when SENB is pulled high. SCK is also controlled by SPI master. SDI and SDO are driven at the falling edge of SCK and should be captured at the rising edge of SCK.

The basic write operation waveform for 4-wire configuration is depicted below in figure 13. During the entire write cycle SDO remains in high impedance state.

	4-Wire SPI Write Timing Diagram (Mode 3)
SENB	
sск	
SDI	R/W A6 A5 A4 A3 A2 A1 A0 D17 D16 D15 D14 D13 D12 D11 D10
SDO	
	4-Wire SPI Write Timing Diagram (Mode 0)
SENB	
sск	
SDI	
SDO	

Bit 0 : R/W bit, R/W=0 : write mode; R/W=1 : read mode.

Bit 1-7 : 7-bit address of registers.

Bit 8-15 : Data DI7~DI0 (write mode). It is the data that will be written into the slave. (MSB first) Bit 8-15 : Data DO7~DO0 (read mode). It is the data that will be read from the device. (MSB first)

Figure 13: 4-wire basic SPI Write sequence

The basic read operation waveform for 4-wire configuration is depicted in figure 14 below.

The information contained herein is the exclusive property of QST, and shall not be distributed,	24 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	



	4-Wire SPI Read Timing Diagram (Mode 3)
SENB	
sск	
SDI	
SDO	DO7 D06 D05 D04 D03 D02 D01 D00
	4-Wire SPI Read Timing Diagram (Mode 0)
SENB	
sск	
SDI	R/W      A6      A5      A4      A3      A2      A1      A0      DI7      DI6      DI5      DI4      DI3      DI2      DI1      DI0
SDO	D07 D06 D05 D04 D03 D02 D01 D00

Bit 0 : R/W bit, R/W=0 : write mode; R/W=1 : read mode.

Bit 1-7 : 7-bit address of registers.

Bit 8-15 : Data DI7~DI0 (write mode). It is the data that will be written into the slave. (MSB first)

Bit 8-15 : Data DO7~DO0 (read mode). It is the data that will be read from the device. (MSB first)

Figure 14: 4-wire basic SPI Read sequence

The data bits are defined as follows:

Bit0: Read/Write bit. When 0, the data DI is written to the chip. When 1, the data DO is read from the chip.

Bit1-7: Address A(6:0).

Bit8-15: when in write mode, these are the data DI, which will be written to the address. When in read mode, these are the DO, which are read from the address.

Multiple byte read/write operations are possible by keeping SENB low and continuing the data transfer. Only the first register address has to be provided. Addresses are automatically incremented after each read/write access as long as SENB stays low.

The principle of multiple read/write is shown below.

The information contained herein is the exclusive property of QST, and shall not be distributed,	25 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	





Figure 15: SPI multiple byte Read/Write

**In 3-wire configuration**, SENB(low active), SCK(serial clock) and SDI(serial data input) pins are used. The communication starts when SENB is pulled low by SPI master and stops when SENB is pulled high. SCK is also controlled by SPI master. SDI is driven at the falling edge of SCK when used as input of the device and should be captured at the rising edge of SCK when used as the output of the device.



Figure 16: 3-wire basic SPI Read/Write sequence

### 9 REGISTERS

### 9.1 Register Map

<b>↓\$</b> ₽ <sub>矽睿</sub>
----------------------------

The table below provides a list of the 8-bit registers embedded in the device and their respective function and addresses

#### Table 14. Register Map

Add.	Name	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	R/W	DEF
0x3F	FIFO_CFG					TA<7:0>	•		1	R	00
0x3E	1110_010	FIFO_MC	)DE<1:0>	R/	AISE_XYZ_SW<2:0		FIFO_EN_Z	FIFO_EN_Y	FIFO_EN_X	RW	07
0x3D					GAIN_					RW	NVM
0x3C					GAIN_					RW	NVM
0x3B					GAIN_						NVM
0x3A 0x39	IMAGE				OFFSET					RW RW	NVM NVM
0x39 0x38					OFFSET					RW	NVM
0x30			OFFSET_X<10:8>	,	GAIN		1	OFFSET Y<10:8>	,	RW	NVM
0x36	S RESET		011021_7( 10:0		FTRESET: 0xB6 /		xB3	011021_1 2010		RW	00
0x35			Z TH	4[3:0]				H[3:0]			66
0x34			YZ_TH_SEL[2:0]				Y_TH[4:0]			RW	9D
0x33	Internal									RW	05
0x32	ST	SELFTEST_BIT					SELFTEST_SIGN	STEP_BP_/	AXIS<1:0>	RW	00
0x31	FIFO_WM				FIFO_WTM		1	1	1	RW	00
0x30	RST_MOT	MO_BP_LPF	STEP_BP_LPF	TAP_RST_N			NO_MOT_RST_N	<u>SIG_MOT_RST_N</u>		RW	3F
0x2F		RFF_BP_LPF	ANY_MOT_IN_SEL	SIG_MOT_TH	PROOF<1:0>		TSKIP<1:0>		SIG_MOT_SEL	RW RW	00
0x2E 0x2D	MOT_CFG				NO MOT	-			•	RW	00
0x2D				NO MOT	_	_111<7.02		ANY MOT	_DUR<1:0>	RW	00
0x2B		TAP_IN_S	SEL<1:0>			TAP SHOC	CK_TH<5:0>			RW	CD
0x2A	TAP	TAP_QUIET	TAP_SHOCK	T_TAP_DELAY	TAP_EARIN			TAP_DUR<2:0>		RW	05
0x29			-			Γ_Z<7:0>	•			RW	00
0x28	OS_CUST					Γ_Y<7:0>				RW	00
0x27						T_X<7:0>				RW	00
0x26		RAISE_MODE	RAIS	E_WAKE_PERIOD			RAISE_WAKE_TI	MEOUT_TH[11:8]		RW	02
0x25 0x24	na					PERIOD[7:0] IMEOUT_TH[7:0]				RW RW	81 00
0x24	Па		HD_Z_TH[2:0]		KAISE_WARE_I	HD X TH[2:0]		RAISE WAKE	_DIFF_TH[3:2]	RW	7C
0x23		RAISE WAKE			1		_SUM_TH[5:0]			RW	D8
0x21	INT_CFG	INT RD CLR	SHADOW DIS	DIS I2C				LATCH_INT_STEP	LATCH INT	RW	00
0x20	INT_PIN_CFG	DIS_PU_SENB	DIS_IE_AD0	EN_SPI3W	TEP_COUNT_PEAK<2>	INT2_OD	INT2_LVL	INT1_OD	INT1_LVL	RW	05
0x1F			P_START_CNT<2	<u>2:</u> 0>	STEP_COUN	T_PEAK<1:0>		P_COUNT_P2P<2	2:0>	RW	A9
0x1E		NLPF_ST	EP<1:0>				ET_TH[5:0]			RW	08
	STEP_CFG				EP_INTERVAL<6:	0>			EN_RESET_DC	RW	00
0x1C 0x1B		INT2_NO_MOT INT2_S_TAP	INT2_FWM INT2_SIG_STEP	INT2_FFULL INT2 D TAP	INT2_DATA INT2_T_TAP	INT2_STEP		INT2_Q_TAP INT2_RAISE	INT2_ANY_MOT INT2_SIG_MOT	RW RW	00
0x1A	INT_MAP	INT2_5_TAP	INT2_SIG_STEP	INT2_D_TAP	INT2_T_TAP	INTZ_STEP	INT2_HD	INT2_RAISE	INT2_SIG_MOT	RW	00
0x1A		INT1 S TAP	INT1_SIG_STEP	INT1 D TAP	INT1 T TAP	INT1 STEP	INT1 HD	INT1_Q_TAP	INT1 SIG MOT	RW	00
0x18			NO_MOT_EN_Y					ANY_MOT_EN_Y		RW	00
0x17	INT_EN		INT_FWM_EN	INT_FFULL_EN	INT_DATA_EN					RW	00
0x16		S_TAP_EN	SIG_STEP_IEN	D_TAP_EN	T_TAP_EN	STEP_IEN	HD_EN	RAISE_EN	Q_TAP_EN	RW	00
0x15					STEP_TIMI						16
0x14	na		-			LOW<7:0>	0				19
0x13 0x12		STEP_CLR STEP EN				<u>EP_PRECISION&lt;6</u> P SAMPLE CNT<			•		7F 14
0x12 0x11	PM	MODE_BIT		T_RSTB_SIN		_JAIVIFLE_UNTS	MCLK S	EL<3:0>		RW	00
0x11 0x10	BW		NLPF	<1:0>			BW<4:0>	0.0	•	RW	00
0x0F	FSR	EN_16B					RANG	E<3:0>		RW	00
0x0E	FIFO_ST				FIFO_FRAME_C					R	00
0x0D				1	STEP_CN	T<23:16>	1	1	•		00
0x0C		TAP_SIGN								R	00
0x0B	INT_ST	FIFO_OR	FIFO_WM_INT	FIFO_FULL_INT	DATA_INT			EARIN_FLAG	Q_TAP_INT	R	00
0x0A 0x09		<u>S_TAP_INT</u> NO_MOT	SIG_STEP STEP_FLAG	D_TAP_INT		STEP_INT	HD_INT ANY_MOT_FIRST_Z	RAISE_INT ANY MOT FIRST Y	SIG_MOT_INT ANY_MOT_FIRST_X	R R	00
0x09 0x08			JILF_FLAG	I	STEP CN	IT<15:8>					00
0x00	na					VT<7:0>					00
0x06					ACC_Z					R	00
0x05				ACC_Z				0	NEWDATA_Z	R	00
0x04	DATA				ACC_Y	<13:6>				R	00
0x03	UNIA			ACC_Y		10.0		0	NEWDATA_Y	R	00
0x02				ACC_>		<13:6>		0		R	00
0x01 0x00	CHIP ID				IP ID to indicate	the product vore	ion	0	NEWDATA_X	R R	00 ANA
UXUU				UF		the product vers				71	AINA



### 9.2 Register Definition

egister 0x00	· · ·			- 1	1	1	T	1 .	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
CHIP_ID<7:0			-					RW	0x90
ils register is	used to it	lentify the device	e						
egister 0x01	~ 0x02 (D)	(L, DXM)							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
DX<5:0>							NEWDATA	R	0x00
							_X		
DX<13:6>								R	0x00
X:			ition data of x-ch			•			
IEWDATA_X:			data of x-chann			•			
		0, acceleration	data of x-chann	el has not been l	updated since i	last reading			
egister 0x03	~ 0x04 (D)	(L. DYM)							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
DY<5:0>							NEWDATA	Ŕ	0x00
							Y		
DY<13:6>					•		. –	R	0x00
Y:		14bits accelera	tion data of y-ch	annel. This data	is in two's con	nplement.		•	
EWDATA_Y:			data of y-chann						
-			data of y-chann			-			
			-			-			
egister 0x05	~ 0x06 (Dz	L, DZM)							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
DZ<5:0>							NEWDATA	R	0x00
							_Z		
DZ<13:6>								R	0x00
Z:		14bits accelera	ition data of z-ch	annel. This data	is in two's com	nplement.			
IEWDATA_Z:		1, acceleration	data of z-chann	el has been upda	ated since last i	reading			
		0, acceleration	data of z-chann	el has not been u	updated since I	ast reading			
						0			
egister 0x07					1		1	T .	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_CNT<7								R	0x00
STEP_CNT<1								R	0x00
TEP_CNT<15	0>:	16 bits of step	counter, out of t	otal 24bits data.	The MSB data	are in 0x0e			
	(								
egister 0x09 Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	D:+1	Bit0	D /\A/	Default
			BIL4			Bit1 ANY MOT		R/W R	
NO_MOT	STEP_FI	LAG		ANY_MOT SIGN	ANY_MOT	-	ANY_MOT	ĸ	0x00
O_MOT:		1 no motion i	nterrupt active		_FIRST_Z	_FIRST_Y	_FIRST_X		
0_1001.		—	nterrupt inactive						
TEP_FLAG:		1, STEP detecte							
		0, STEP not det							
NY MOT SIG	N:		motion triggering	a signal is negativ	ve				
			motion triggering						
NY_MOT_FIF	ST Z:		interrupt is trigg		-				
		· · ·	interrupt is not		is				
NY_MOT_FIF	ST_Y:		interrupt is trigg						
	-		interrupt is not		is				
NY_MOT_FIF	ST_X:		interrupt is trigg						
	-		interrupt is not		is				
				•					
egister 0x0a	(INT_ST1)					-	-		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO	R/W	Default
Register 0x0a Bit7 S_TAP_INT					Bit2 HD_INT	Bit1 RAISE_INT	Bit0 SIG_MOT_I	R/W R	Default 0x00

							NI	
_								
	The information	n contained h	anain is tha an	aluaire maana	strate of OST a	nd shall not b	a distributed	28 / 37



S_TAP_INT:	1, single tap is active
	0, single tap is inactive
SIG_STEP:	1, significant step is active
	0, significant step is inactive
D_TAP_INT:	1, double tap is active
	0, double tap is inactive
STEP_INT:	1, step valid interrupt is active
	0, step quit interrupt is inactive
T_TAP_INT:	1, triple tap is active
	0, triple tap is inactive
HD_INT:	1, hand down interrupt is active
	0, hand down interrupt is inactive
RAISE_INT:	1, raise hand interrupt is active
	0, raise hand interrupt is inactive
SIG_MOT_INT:	1, significant interrupt is active
	0, significant interrupt is inactive

#### Register 0x0b (INT ST2)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
FIFO_OR	FIFO_WM_	FIFO_FULL	DATA_INT			EARIN_FLA	Q_TAP_INT	R	0x00
	INT	_INT				G			
FO_OR:	1, F	IFO Over-Run	occurred						
	0, F	IFO Over-Run	not occurred						
FO_WM_IN1	Г: <b>1</b> , F	IFO watermark	c interrupt is a	ctive					
	0, F	IFO watermark	c interrupt is ir	active					
FO_FULL_IN	T: 1, F	IFO full interru	pt is active						
	0, F	IFO full interru	pt is inactive						
ATA_INT:	1, c	ata ready inter	rrupt active						
	0, c	ata ready inter	rupt inactive						
ARIN_FLAG:	1, e	ar-in interrupt	is active						
	0, e	ar-in interrupt	is inactive						
_TAP_INT:	1, c	uad tap is activ	ve						
	0.0	uad tap is inac	tive						

#### Register 0x0c (INT\_ST3)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
TAP_SIGN								R	0x00	
TAP_SIGN:	SIGN: 1. tap sign is along with positive direction									

0, tap sign is along with negative direction

Register 0x0d (INT\_ST4)

Bit7	Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0								Default	
STEP_CNT<23:1	R	0x00								
STEP_CNT<23:16	TEP_CNT<23:16>: 8bit MSB data of step counter, out of total 24bits data. The LSB data are in 0x07 and 0x08									

Register 0x0e (FIFO\_ST)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
FIFO_FRAME_COUNTER<7:0>								R	0x00

FIFO\_FRAME\_COUNTER<7:0>: Fill level of FIFO buffer. An empty FIFO corresponds to 0x00. The frame counter can be cleared by reading out all of the frames, or by writing register 0x3e (FIFO\_CFG1) or 0x31.

#### Register 0x0f (FSR)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
	LPF_HPF			RANGE<3:0>				RW	0x00
RANGE<3:0>:	set the full scale of the accelerometer. Setting as following								

set the full scale of the accelerometer. Setting as following

RANGE<3:0>	Acceleration range	Resolution
0001	2g	244ug/LSB
0010	4g	488g/LSB
0100	8g	977ug/LSB
1000	16g	1.95mg/LSB
1111	32g	3.91mg/LSB
Others	2g	244ug/LSB

The information contained herein is the exclusive property of QST, and shall not be distributed,	29 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
HPF[2]	NLPF<1:0>	Dito	BW<4:0>	Dito	DILL	Diti	Bito	RW	0xE0
LPF<1:0>:	00: no	LPF.	511 110						0//E0
	01: NLF								
	10: NLF								
	11: NLF								
W<4:0>:		idwidth setting	, as following						
			,,						
egister 0x11	(PM)								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
MODE BIT	Bito	T RSTB SIN		MCLK SEL<	-	5112	Bitto	RW	0x00
ODE BIT:			e into active m	-	5.0				0,000
ODL_DIT.			e into standby						
RSTR SINC	SEL<1:0>: Res				d for CIC filter	in digital			
1CLK_SEL<3:0	-	the master clo				in algitar			
CER_SEE S.C	J	the master clo							
	(STEP_CONFO)	1	1	1	1	1	1	Т	n
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_EN	STEP_SAMPL	.E_CNT<6:0>						RW	0x14
EP_EN:						ng step counter			
TEP_SAMPLE	_CNT:	sample cou	nt setting to re	enew dynamic	threshold. The	e actual value is s	STEP_SAMPLE_	CNT<6:0>*8	, default is 0xC
gister 0x13	(STEP_CONF1)								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_CLR	STEP PRECIS	ION<6:0>	•	•	•	•	•	RW	0x7F
EP CLR:		ar step count ir	n register 0x0D	0x08 and 0x0	)7				
EP_PRECISIO		orithm setting		,					
_									
egister 0x14	(STEP_CONF2)								
Bit7	Bit6	D:+C	D:+4	D'12				- 6	
		BITS	BITA	BITS	Bit2	Bit1	BitO	R/W/	Default
STEP TIME		Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W RW	Default 0x19
	LOW<7:0>		BIT4	BIt3	Bit2	Bit1	BitO	R/W RW	Ox19
			BIT	BIT3	Bit2	Bit1	BitO		
 TEP_TIME_LO	LOW<7:0> DW<7:0>: algo		BIt4	BIt3	Bit2	Bit1	BitO		
 TEP_TIME_LC egister 0x15	LOW<7:0> DW<7:0>: algo (STEP_CONF3)	orithm setting	·					RW	0x19
 TEP_TIME_LC egister 0x15 Bit7	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6		Bit4	Bit3	Bit2 Bit2	Bit1 Bit1	BitO	RW R/W	0x19 Default
EP_TIME_LC egister 0x15 Bit7 STEP_TIME_	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0>	Drithm setting Bit5	·					RW	0x19
EP_TIME_LC egister 0x15 Bit7 STEP_TIME_	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0>	orithm setting	·					RW R/W	0x19 Default
EP_TIME_LC egister 0x15 Bit7 STEP_TIME_	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0>	Drithm setting Bit5	·					RW R/W	0x19 Default
EP_TIME_LC egister 0x15 Bit7 STEP_TIME_ FEP_TIME_U	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo	Drithm setting Bit5	·					RW R/W	0x19 Default
TEP_TIME_LC egister 0x15 Bit7 STEP_TIME_ TEP_TIME_U egister 0x16	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0)	Drithm setting Bit5 Drithm setting	Bit4	Bit3	Bit2	Bit1	BitO	RW R/W RW	0x19 Default 0x00
rep_TIME_LC egister 0x15 Bit7 STEP_TIME_ FEP_TIME_U egister 0x16 Bit7	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6	Bit5 Dithm setting	Bit4	Bit3	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
rep_TIME_LC egister 0x15 Bit7 STEP_TIME_U rep_TIME_U egister 0x16 Bit7	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I	Drithm setting Bit5 Drithm setting	Bit4	Bit3	Bit2	Bit1	BitO	RW R/W RW	0x19 Default 0x00
rep_TIME_LC egister 0x15 Bit7 STEP_TIME_U rep_TIME_U egister 0x16 Bit7 S_TAP_EN	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN	Bit5 Drithm setting Dithm setting D_TAP_EN	Bit4 Bit4 T_TAP_EN	Bit3	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC egister 0x15 Bit7 STEP_TIME_U TEP_TIME_U egister 0x16 Bit7 S_TAP_EN	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e	Bit5 Drithm setting Drithm setting Bit5 D_TAP_EN mable single ta	Bit4 Bit4 T_TAP_EN p	Bit3	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC egister 0x15 Bit7 STEP_TIME_U TEP_TIME_U egister 0x16 Bit7 S_TAP_EN _TAP_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c	Bit5 D_TAP_EN mable single ta bisable single ta	Bit4 Bit4 T_TAP_EN p	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC egister 0x15 Bit7 STEP_TIME_U TEP_TIME_U egister 0x16 Bit7 S_TAP_EN _TAP_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c : 1, e	Bit5 Drithm setting Bit5 D_TAP_EN mable single ta lisable single ta	Bit4 Bit4 T_TAP_EN p ap nt step interru	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC egister 0x15 Bit7 STEP_TIME_U TEP_TIME_U egister 0x16 Bit7 S_TAP_EN _TAP_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c : 1, e	Bit5 D_TAP_EN mable single ta bisable single ta	Bit4 Bit4 T_TAP_EN p ap nt step interru	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
EP_TIME_LC egister 0x15 Bit7 STEP_TIME_U EP_TIME_U egister 0x16 Bit7 S_TAP_EN TAP_EN: G_STEP_IEN	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c : 1, e 0, c	Bit5 Drithm setting Bit5 D_TAP_EN mable single ta lisable single ta	Bit4 Bit4 T_TAP_EN p ap nt step interru	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
EP_TIME_LC sgister 0x15 Bit7 STEP_TIME_U EP_TIME_U sgister 0x16 Bit7 S_TAP_EN TAP_EN: G_STEP_IEN	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c 1, e	Bit5 Drithm setting Bit5 D_TAP_EN D_TAP_EN Dable single ta lisable single ta lisable significa	Bit4 Bit4 T_TAP_EN p ap nt step interru rap	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC egister 0x15 Bit7 STEP_TIME_U Egister 0x16 Bit7 S_TAP_EN TAP_EN: G_STEP_IEN _TAP_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c 1, e 0, c 1, e 0, c	Bit5 Drithm setting Bit5 D_TAP_EN mable single ta lisable single ta nable significa lisable significa	Bit4 Bit4 T_TAP_EN ap nt step interru rap tap	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC egister 0x15 Bit7 STEP_TIME_U Egister 0x16 Bit7 S_TAP_EN TAP_EN: G_STEP_IEN _TAP_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c 1, e 0, c 1, e	Bit5 Drithm setting Bit5 D_TAP_EN mable single ta lisable single ta lisable significa lisable double t lisable double t	Bit4 Bit4 T_TAP_EN p nt step interru rap tap p	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC egister 0x15 Bit7 STEP_TIME_U egister 0x16 Bit7 S_TAP_EN _TAP_EN: IG_STEP_IEN _TAP_EN: _TAP_EN: _TAP_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c 1, e 0, c 1, e 0, c	Bit5 Derithm setting Bit5 D_TAP_EN D_TAP_EN Enable single ta Disable significa Disable double t Disable double t Disable double t Disable triple ta Disable triple ta	Bit4 Bit4 T_TAP_EN p ap nt step interru cap tap p p	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC Begister 0x15 Bit7 STEP_TIME_U TEP_TIME_U Register 0x16 Bit7 S_TAP_EN TAP_EN: IG_STEP_IEN D_TAP_EN: TAP_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c 1, e 0, c 1, e 0, c 1, e 0, c 1, e	Bit5 Drithm setting Bit5 D_TAP_EN D_TAP_EN Inable single ta lisable significa lisable double t inable double t inable double t inable triple ta lisable triple ta	Bit4 Bit4 T_TAP_EN p ap nt step interru tap p p id interrupt	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC egister 0x15 Bit7 STEP_TIME_ TEP_TIME_U egister 0x16 Bit7 S_TAP_EN TAP_EN: IG_STEP_IEN D_TAP_EN: _TAP_EN: TAP_EN: TAP_EN: TAP_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c 1, e 0, c 1, e 0, c 1, e 0, c 1, e 0, c	Bit5 Drithm setting Bit5 D_TAP_EN D_TAP_EN Inable single ta lisable significa lisable double t inable double t inable double t inable triple ta lisable step vali lisable step vali	Bit4 Bit4 T_TAP_EN p nt step interru rap tap p p d interrupt id interrupt	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC legister 0x15 Bit7 STEP_TIME_U legister 0x16 Bit7 S_TAP_EN TAP_EN: IG_STEP_IEN D_TAP_EN: TAP_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_1 EN 1, e 0, c 1, e 1, e 1	Bit5 D_TAP_EN Bit5 D_TAP_EN D_TAP_EN D_TAP_EN Isable single ta isable significa isable significa isable double t isable double t isable triple ta isable triple ta isable step vali isable step vali	Bit4 Bit4 T_TAP_EN p p nt step interru tap p p d interrupt id interrupt wwn interrupt	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC egister 0x15 Bit7 STEP_TIME_U Egister 0x16 Bit7 S_TAP_EN: _TAP_EN: _TAP_EN: _TAP_EN: _TAP_EN: _TAP_EN: _TAP_EN: TAP_EN: TEP_IEN: D_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_1 EN 1, e 0, c 1, e 1, e 1	Bit5 D_TAP_EN Bit5 D_TAP_EN mable single ta lisable significa inable double t inable double t inable double t inable triple ta lisable step vali lisable step vali lisable step vali lisable step vali lisable hand-do	Bit4 Bit4 T_TAP_EN p ap nt step interru tap p p id interrupt id interrupt wn interrupt own interrupt	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC egister 0x15 Bit7 STEP_TIME_U egister 0x16 Bit7 S_TAP_EN: _TAP_EN: IG_STEP_IEN _TAP_EN: _TAP_EN: _TAP_EN: TAP_EN: TEP_IEN: ID_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_1 EN 1, e 0, c 1, e 1, e 1	Bit5 D_TAP_EN Bit5 D_TAP_EN D_TAP_EN D_TAP_EN Isable single ta isable significa isable significa isable double t inable double t inable double t inable step vali isable step vali isable step vali isable step vali cable hand-do isable hand-do cable raise-ha	Bit4 Bit4 T_TAP_EN p p nt step interru tap p p id interrupt id interrupt wn interrupt own interrupt and interrupt	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
TEP_TIME_LC Bit7 STEP_TIME_U STEP_TIME_U Register 0x16 Bit7 S_TAP_EN TAP_EN: IG_STEP_IEN D_TAP_EN: TAP_EN: TAP_EN: TEP_IEN: MD_EN: AISE_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c 1, e 1, e 1	Bit5 D_TAP_EN D_TAP_T	Bit4 Bit4 T_TAP_EN p p nt step interru tap p d interrupt id interrupt wn interrupt own interrupt and interrupt ind interrupt	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
EP_TIME_LC egister 0x15 Bit7 STEP_TIME_U Egister 0x16 Bit7 S_TAP_EN TAP_EN: G_STEP_IEN TAP_EN: TAP_EN: TAP_EN: TAP_EN: D_EN: AISE_EN:	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c 1, e 1, e 1	Bit5 D_TAP_EN D_TAP_T	Bit4 Bit4 T_TAP_EN p p nt step interru tap p d interrupt id interrupt id interrupt own interrupt and interrupt and interrupt	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default
Register 0x15 Bit7 STEP_TIME_ STEP_TIME_U Register 0x16 Bit7	LOW<7:0> DW<7:0>: algo (STEP_CONF3) Bit6 UP<7:0> P<7:0>: algo (INT_EN0) Bit6 SIG_STEP_I EN 1, e 0, c 1, e 1, e 1	Bit5 D_TAP_EN D_TAP_T	Bit4 Bit4 T_TAP_EN p p nt step interru tap p d interrupt id interrupt id interrupt own interrupt and interrupt and interrupt	Bit3 Bit3 STEP_IEN	Bit2 Bit2	Bit1 Bit1	Bit0	RW R/W RW	0x19 Default 0x00 Default

Register 0x17 (INT\_EN1)



Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default			
	INT_FWM_	INT_FFULL	INT_DATA					RW	0x00			
	EN	_INT	_EN									
INT FWM EN:												

	0, disable FIFO watermark interrupt
INT_FFULL_EN:	1, enable FIFO full interrupt
	0, disable FIFO full interrupt
INT_DATA_EN:	1, enable data ready interrupt
	0, disable data ready interrupt

#### Register 0x18 (INT\_EN2)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
NO_MOT_	NO_MOT_	NO_MOT_			ANY_MOT	ANY_MOT	ANY_MOT	RW	0x00	
EN_Z	EN_Y	EN_X			_EN_Z	_EN_Y	_EN_X			

NO_MOT_EN_Z:	1, enable no_motion interrupt on Z axis
	0, disable no_motion interrupt on Z axis
NO_MOT_EN_Y:	1, enable no_motion interrupt on Y axis
	0, disable no_motion interrupt on Y axis
NO_MOT_EN_X:	1, enable no_motion interrupt on X axis
	0, disable no_motion interrupt on X axis
ANY_MOT_EN_Z:	1, enable any_motion interrupt on Z axis
	0, disable any_motion interrupt on Z axis
ANY_MOT_EN_Y:	1, enable any_motion interrupt on Y axis
	0, disable any_motion interrupt on Y axis
ANY_MOT_EN_X:	1, enable any_motion interrupt on X axis
	0, disable any_motion interrupt on X axis

#### Register 0x19 (INT\_MAP0)

Register 0x15 (												
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default			
INT1_S_TA	INT1_SIG_	INT1_D_TA	INT1_T_TA	INT1_STEP	INT1_HD	INT1_RAIS	INT1_SIG_	RW	0x00			
Р	STEP	Р	Р			E	МОТ					
INT1_S_TAP:	INT1_S_TAP: 1, map single tap interrupt to INT1 pin											
0, not map single tap interrupt to INT1 pin												
INT1_SIG_STEP: 1, map significant step interrupt to INT1 pin												
	0, n	ot map signific	ant step interr	upt to INT1 pir	1							
INT1_D_TAP:	1, n	nap double tap	interrupt to IN	IT1 pin								
	0, n	ot map double	tap interrupt t	o INT1 pin								
INT1_T_TAP:	1, n	nap triple tap ir	nterrupt to INT	1 pin								
	0, n	ot map triple t	ap interrupt to	INT1 pin								
INT1_STEP:	1, n	nap step valid i	nterrupt to INT	1 pin								
		iot map step va		•								
INT1_HD:	,	nap hand down	•									
	-	iot map hand d		•								
INT1_RAISE:		nap raise hand	•	•								
	-	ot map raise h	•									
INT1_SIG_MOT		nap significant		•								
	0, n	ot map signific	ant interrupt t	o INT1 pin								

#### Register 0x1a (INT\_MAP1)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
INT1_NO_	INT1_FWM	INT1_FFUL	INT1_DAT			INT1_Q_TA	INT1_ANY_	RW	0x00
MOT		L	А			Р	MOT		
INT1_NO_MOT	ſ: 1, m	ap no_motion	interrupt to IN	T1 pin					
	0, n	ot map no_mo	tion interrupt t	o INT1 pin					
INT1_FWM:	1, n	nap FIFO water	mark interrupt	to INT1 pin					
	0, n	0, not map FIFO watermark interrupt to INT1 pin							
INT1_FFULL:	1, n	1, map FIFO full interrupt to INT1 pin							
	0, n	0, not map FIFO full interrupt to INT1 pin							
INT1_DATA:	1, m	nap data ready	interrupt to IN	T1 pin					
	0, n	ot map data rea	ady interrupt to	o INT1 pin					
INT1_Q_TAP:	1, n	hap quad tap in	terrupt to INT	1 pin					
	0, n	ot map quad ta	ap interrupt to	INT1 pin					
INT1_ANY_MC	)T: 1, m	ap any motion	interrupt to IN	IT1 pin					



0, not map any motion interrupt to INT1 pin

#### Register 0x1b (INT\_MAP2)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO	R/W	Default
-			-		-	-		-	
INT2_S_TAP	INT2_SIG_S	INT2_D_	INT2_T_TA	INT2_STEP	INT2_HD	INT2_RAISE	INT2_SI	RW	0x00
	TEP	TAP	Р				G_MOT		
INT2_S_TAP:	1, map	o single tap i	nterrupt to INT	2 pin					
	0, not	map single t	ap interrupt to	INT2 pin					
INT2_SIG_STEP:	1, map	significant	step interrupt	to INT2 pin					
	0, not	map signific	ant step interr	upt to INT2 pir	1				
INT2_D_TAP:	1, map	o double tap	interrupt to IN	IT2 pin					
	0, not	map double	tap interrupt t	o INT2 pin					
INT2_T_TAP:	1, map	o triple tap ir	nterrupt to INT	2 pin					
	0, not	map triple t	ap interrupt to	INT2 pin					
INT2_STEP:	1, map	o step valid i	nterrupt to INT	2 pin					
	0, not	map step va	lid interrupt to	INT2 pin					
INT2_HD:	1, map	hand dowr	interrupt to IN	NT2 pin					
	0, not	map hand d	own interrupt	to INT2 pin					
INT2_RAISE:	1, map	o raise hand	interrupt to IN	T2 pin					
	0, not	map raise h	and interrupt t	o INT2 pin					
INT2_SIG_MOT:	1, map	o significant	interrupt to IN	T2 pin					
	0, not	map signific	ant interrupt to	o INT2 pin					
	,	. 0		•					

#### Register 0x1c (INT\_MAP3)

a:	DUC	D.1. E	D:14	<b>D</b> <sup>11</sup> <b>D</b>	<b>D</b> <sup>11</sup> <b>D</b>	D'14	<b>D</b> <sup>11</sup> <b>O</b>	D /11/	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
INT2_NO_	INT2_FWM	INT2_FFUL	INT2_DAT			INT2_Q_TA	INT2_ANY_	RW	0x00
MOT		L	А			Р	МОТ		
INT2_NO_MOT	ī: 1, m	hap no_motion	interrupt to IN	IT2 pin					
	0, n	ot map no_mo	tion interrupt t	o INT2 pin					
INT2_FWM:	1, r	nap FIFO wa	itermark int	errupt to IN	NT2 pin				
	0, n	ot map FIFO	watermark	interrupt t	o INT2 pin				
INT2_FFULL:	1, r	nap FIFO ful	l interrupt t	o INT2 pin					
	0, n	ot map FIFO	full interrup	ot to INT2 p	pin				
INT2_DATA:	1, m	nap register dat	a ready interru	upt to INT2 pir	า				
	0, n	ot map register	r data ready int	errupt to INT	2 pin				

- INT2\_Q\_TAP: 1, map quad tap interrupt to INT2 pin 0, not map quad tap interrupt to INT2 pin
- INT2\_ANY\_MOT: 1, map any motion interrupt to INT2 pin
  - 0, not map any motion interrupt to INT2 pin

#### Register 0x1d (STEP\_CFG0)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_INTERVAL	_<7:0>							RW	0x00
STEP_INTERVAL <	<7:0>: algoi	ithm setting							

Register 0x1e	(STEP_CFG1)								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
NLPF_STEP<	1:0>	TAP_QUIET<	5:0>					RW	0x08
NU DE CTER 4	0	• •							

NLPF_STEP<1:0>: Moving	Average of Step: 1/2/4/8
------------------------	--------------------------

TAP\_QUIET\_TH<5:0>: Tap quiet threshold selection, LSB of TAP\_QUIET\_TH<5:0> is 31.25mg in all full scale.

#### Register 0x1f

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_START	_CNT<2:0>		STEP_COUNT	_PEAK<1:0>	STEP_COUNT	_P2P<2:0>		RW	0xA9
STEP_START_CNT<2:0>: algorithm setting									
STEP_COUNT_	PEAK<2:0>:	algorithm se	etting						
STEP_COUNT_	P2P<2:0>:	algorithm se	etting						

#### Register 0x20 (INTPIN\_CONF)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
DIS_PU_SE	DIS_IE_AD	EN_SPI3W	STEP_COU	INT2_OD	INT2_LVL	INT1_OD	INT1_LVL	RW	0x05
NB	0		NT_PEAK<						
			2>						

The information contained herein is the exclusive property of QST, and shall not be distributed,	32 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	



DIS_PU_SENB:	1, disable pull-up resistor of PIN_SENB
	0, enable pull-up resistor of PIN_SENB
DIS_IE_AD0:	1, disable input of AD0
	0, not disable input of AD0
EN_SPI3W:	1, enable 3W SPI
	0, 4W SPI
STEP_COUNT_PEA	K<2>: Definition in 0x1F<4:3>
INT2_OD:	1, open-drain for INT2 pin
	0, push-pull for INT2 pin
INT2_LVL:	1, logic high as active level for INT2 pin
	0, logic low as active level for INT2 pin
INT1_OD:	1, open-drain for INT1 pin
	0, push-pull for INT1 pin
INT1_LVL:	1, logic high as active level for INT1 pin
	0, logic low as active level for INT1 pin

#### Register 0x21 (INT\_CFG)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
INT_RD_CL	SHADOW_	DIS_I2C				LATCH_INT	LATCH_INT	RW	0x0C
R	DIS					_STEP			
IT_RD_CLR:	1, clear al	l the interrup	ts in latched-i	node, when a	ny read operat	ion to any of regist	ers from 0x09	to 0x0D	
	0, clear th	ne related inte	errupts, only v	when read the	register INT_S	T (0x09 to 0x0D),			
	no matte	r the interrup	ts in latched-	mode, or in no	n-latched-mod	le.			
	Reading (	0x09 will clear	the register	0x09 only and	the others kee	p the status			
HADOW_DIS:	1, disable	the shadowir	ng function fo	r the accelerat	ion data				
	0, enable	the shadowir	ng function fo	r the accelerat	ion data.				
	When sha	adowing is en	abled, the MS	B of the accel	eration data is	locked,			
	when cor	responding LS	SB of the data	is reading.					
	This can e	ensure the int	egrity of the a	acceleration da	ata during the i	reading.			
	The MSB	will be unlock	ed when the	MSB is read.					
IS_I2C:	1: disable	I2C. Setting t	his bit to 1 in	SPI mode is re	commended				
	0: enable	I2C							
ATCH_INT_STE	P: 1, step re	lated interrup	t is in latch m	ode					
	0, step re	lated interrup	t is in non-lat	ch mode					
ATCH_INT:	1, interru	pt is in latch n	node						
	0, interru	pt is in non-la	tch mode						

Register 0x22

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
RAISE_WAKE_	DIFF_TH<1:0>	RAISE_WAKE_	SUM_TH<5:0>					RW	0xD8
AISE_WAKE_D	0IFF_TH<1:0>: Thr	eshold = 0 ~ 31.5	(LSB 0.5)						
AISE_WAKE_S	UM_TH<5:0>:								
0		0.2							
1		0.3							
2		0.4							
3		0.5							
4		0.6							
5		0.7							
6		0.8							
7		0.9							
8		1.0							
9		1.1							
10		1.2							
default		0.2							

Register 0x23

Hebister exte									
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
HD_Z_TH<2:0>	HD_Z_TH<2:0>		HD_X_TH<2:0>	HD_X_TH<2:0>			0IFF_TH<3:2>	RW	0x7C
HD 7 TH-2:05: band down z threshold 0.7			,						

HD\_Z\_TH<2:0>: hand down z threshold, 0~7 HD\_X\_TH<2:0>: hand down x threshold, 0~7

RAISE\_WAKE\_DIFF\_TH<3:2>: Threshold = 0 ~ 31.5 (LSB 0.5)

Register 0x24

The information contained herein is the exclusive property of QST, and shall not be distributed,	33 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	

Ocument #:      13-52-20      Title:      QMA6100P Preliminary Datasheet      Rev:
--

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
RAISE_WAR	E_TIMEOUT_TH	I<7:0>						RW	0x00	
AISE WAKE TIMEOUT TH<7:0>: Raise wake timeout th[11:0] * ODR period = timeout count										
AISE WAKE			wake thilebut t							
AISE_WAKE		7.02. Naise_	wake_timeout_t							
_		7.02. Naise_	wake_timeout_t							
egister 0x25		_					0:40	D //W	Defeut	
_		Bit5	Bit4	Bit3	Bit2	Bit1	BitO	R/W	Default	

Register 0x26

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
RAISE_MODE	RAISE_WAKE_F	PERIOD<10:8>		RAISE_WAKE_	FIMEOUT_TH<11	:8>		RW	0x02
RAISE MODE:									

RAISE\_WAKE\_PERIOD<10:8>: Raise\_wake\_period[10:0] \* ODR period = wake count

RAISE\_WAKE\_TIMEOUT\_TH<11:8>: Raise\_wake\_timeout\_th[11:0] \* ODR period = timeout count

#### Register 0x27 (OS CUST X)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
OS_CUST_X<	7:0>							RW	0x00

OS\_CUST\_X<7:0>: offset calibration of X axis for user, the LSB depends on full-scale of the device which is 3.9mg in 2g range, 7.8mg in 4g range, 15.6mg in 8g range, 31.2mg in 16g, and 62.5mg in 32g

#### Register 0x28 (OS\_CUST\_Y)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
OS_CUST_Y<	7:0>							RW	0x00
OS_CUST_Y<7:0>: offset calibration of Y axis for user, the LSB depends on full-scale of the device which is 3.9r								g in 2g range,	

7.8mg in 4g range, 15.6mg in 8g range, 31.2mg in 16g, and 62.5mg in 32g

#### Register 0x29 (OS CUST Z)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
OS_CUST_Z<7:0>									0x00
DS_CUST_Z<7:0>: offset calibration of Z axis for user, the LSB depends on full-scale of the device which is 3.9m								g in 2g range,	

7.8mg in 4g range, 15.6mg in 8g range, 31.2mg in 16g, and 62.5mg in 32g

#### Register 0x2a (RAISE\_WAKE\_SUM\_TH RAISE\_WAKE\_DIFF\_TH)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
TAP_QUIET	TAP_SHOC	TAP_DELA	TAP_EARIN		TAP_DUR<2:0>		RW	0x05	
	К	Υ							
TAP_QUIET:	AP_QUIET: 1: Tap quiet time = 30ms			time = 20ms					

TAP_SHOCK:	1: Tap shock time = 50ms	0: Tap shock time = 75ms
------------	--------------------------	--------------------------

TAP_DELAY_Y:	0 : Triple tap interrupt would not wait for quadruple tap result.
	1 : Triple tap interrupt would wait for quadruple tap result.
	If quadruple tap is not toggle, triple tap would toggle after tap duration time finish.
TAP_EARIN:	1 : Tap enable would be related with EARIN_FLAG (reg 0x0B<1>).
	If EARIN_FLAG is low, tap detection will be disabled.
	If EARIN_FLAG is high, tap detection is enabled by reg 0x16.
	0 : Tap detection is enabled by reg 0x16.
TAP_DUR<2:0>:	Tap duration time selection
	000: 100mS
	001: 150mS
	010: 200mS
	011: 250mS
	100: 300mS
	101: 400mS
	1011 00000

# 111: 700mS

110: 500mS

Register 0x2b (RAISE_WAKE_DIFF_TH HD_X_TH HD_Z_TH)										
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
	TAP_IN_SEL<1:0>		TAP_SHOCK_	TH<5:0>					RW	0xCD

TAP\_IN\_SEL<1:0>: Tap Detector Input Selection

The information contained herein is the exclusive property of QST, and shall not be distributed,	34 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	

- 0 : X-axis
- 1 : Y-axis
- 2 : Z-axis
- 3 : (X^2 + Y^2 + Z^2)^0.5

TAP\_SHOCK\_TH: Tap shock threshold selection, LSB of TAP\_SHOCK\_TH<5:0> is 31.25mg in all full scale.

#### Register 0x2c (MOT\_CONF0)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
NO_MOT_DUR<5:0>      ANY_MOT_DUR<1:0>      RW      0x00        NO_MOT_DUR<5:0>:      no motion interrupt will be triggered when slope < NO_MOT_TH for the times which defined by NO_MOT_DUR<5:0>:      NO_MOT_DUR<5:0>:										
 Duration = (NO_MOT_DUR<3:0> + 1) * 1s, if NO_MOT_DUR<5:4> =b00										
		Duration = (NO_N	IOT_DUR<3:0>	+ 4) * 5s, if NC	_MOT_DUR<5:	:4>=b01				
		Duration = (NO_N	IOT_DUR<3:0>	+ 10) * 10s, if	NO_MOT_DUR	<5:4> =b1x				
ANY_MOT_DU	JR<1:0>:	any motion interr	upt will be trigg	gered when slo	pe > ANY_MOT	_TH for (ANY_	MOT_DUR<1:0	> + 1) samples		
Register 0x2d	(MOT_CO	NF1)								

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
NO_MOT_TH	<7:0>							RW	0x00
NO MOT TH	7:0>: Th	reshold of no-m	otion interrupt	. The threshold	definition is a	s following			

TH= NO\_MOT\_TH<7:0> \* 16 \* LSB

#### Register 0x2e (MOT\_CONF2)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
ANY_MOT_T	H<7:0>							RW	0x00
ANY MOT TH	<7:0>: T	hreshold of any r	notion interrup	t. The threshol	d definition is a	as following			

ANY\_MOT\_IN\_SEL = 0 : Threshold = ANY\_MOT\_TH<7:0> \* 16LSB

ANY\_MOT\_IN\_SEL = 1 : Threshold = ANY\_MOT\_TH<7:0> \* 32LSB

ANT\_MOT\_IN\_SEL is 0x2F<6>.

#### Register 0x2f (MOT\_CONF3)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
RFF_BP_LP	ANY_MOT	SIG_MOT_TP	ROOF<1:0>	SIG_MOT_TS	KIP<1:0>		SIG_MOT_	RW	0x00	
F	_IN_SEL						SEL			
RFF BP LP:	1: Data o	f register acce	eleration XYZ	(0x01 ~ 0x06)	0x01 ~ 0x06) and FIFO (0x3F) would bypass LPF.					

0: Data of register file acceleration XYZ (0x01 ~ 0x06) and FIFO (0x3F) would be filtered by LPF.

ANY\_MOT\_IN\_SEL: 0: Any-motion Input is Slope.

1: Any-motion Input is Accel	leration, it could detect high-g.
------------------------------	-----------------------------------

SIG_MOT_TPROOF<1:0>:	00, T_PROOF=0.25s
	01, T_PROOF=0.5s
	10, T_PROOF=1s
	11, T_PROOF=2s
SIG_MOT_TSKIP<1:0>:	00, T_SKIP=1.5s
	01, T_SKIP=3s
	10, T_SKIP=6s
	11, T_SKIP=12s
SIG_MOT_SEL:	1, select significant motion interrupt
	0, select any motion interrupt

#### Register 0x30

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
MO_BP_LP	STEP_BP_L	TAP_RST_			NO_MOT_	SIG_MOT_	ANY_MOT	RW	0x1F
F	PF	N			RST_N	RST_N	_RST_N		
MO_BP_LPF: 1: Input of any motion, sig motion and no motion would bypass LPF.									
0: Input of any motion, significant motion and no motion would be filtered by LPF.									
STEP_BP_LPF: 1: Input of step counter, raise wake, and tap detector would bypass LPF.									

0: Input of step counter, raise wake, and tap detector would be filtered by LPF.

TAP\_RST\_N: 0, Reset tap detector. After reset, user should write 1 back.

NO\_MOT\_RST\_N: 0, Reset no motion detector. After reset, user should write 1 back.

SIG\_MOT\_RST\_N: 0, Reset significant motion detector. After reset, user should write 1 back.

ANY\_MOT\_RST\_N: 0, Reset any motion detector. After reset, user should write 1 back.

Re	gister 0x31									
В	it7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
F	IFO_WTMK	LVL<7:0>								0x00

FIFO\_WTMK\_LVL<7:0>: defines FIFO water mark level. Interrupt will be generated, when the number of entries in the FIFO exceeds FIFO\_WTMK\_LVL<7:0>.

The information contained herein is the exclusive property of QST, and shall not be distributed,	35 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	



When the value of this register is changed, the FIFO\_FRAME\_COUNTER in 0x0E is reset to 0.

Register 0x32 (	ST)								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
SELFTEST_					SELFTEST_	STEP_BP_AX	IS<1:0>	RW	0x00
BIT					SIGN				
SELFTEST_BIT:		1, self-test enable	ed. When self-te	est enabled, a c	lelay of 3ms is i	necessary for tl	ne value sett	ling.	
		0, normal							
SELFTEST_SIGN	1:	1, set self-test exe	citation positive	2					
		0, set self-test exe	citation negativ	e					
STEP_BP_AXIS<	<1:0>:	11, bypass Z axis,	use only X and	Y axes data for	step counter a	lgorithm			
		10, bypass Y axis,	use only X and	Z axes data for	step counter a	lgorithm			
		01, bypass X axis,	use only Y and	Z axes data for	step counter a	lgorithm			
		00, use all of 3 ax	es data for step	counter algori	thm				

#### Register 0x34 (Y TH YZ TH SEL)

	<u> </u>								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
YZ_TH_SE	L<2:0>		Y_TH<4:0	>				RW	0x9D
′_TH: -16 ~	′ 15 (m/s2)								
YZ_TH_SE	L<2:0>	UNIT (m/	/s2)						
0		7.0							
1		7.5							
2		8.0							
3		8.5							
4		9.0							
5		9.5							
6		10.0							
7		10.5							

#### Register 0x35 (RAISE\_WAKE\_PERIOD)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
Z_TH<3:0>				X_TH<3:0>				RW	0x66
X_TH[3:0]: 0 ~ 7.5									

Z\_TH[3:0] : -8 ~ 7

#### Register 0x36 (SR)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
SOFT_RESET							RW	0x00	

SOFT\_RESET: 0xB6, soft reset all of the registers. After soft-reset, user should write 0x00 back

#### Register 0x3e (FIFO\_CFG0)

FIFO_MODE<1:0>      RAISE_XYZ_SW<2:0>      FIFO_EN_Z      FIFO_EN_Y      FIFO_EN_X      RW      0x07	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
	FIFO_MODE<1:0> RAISE_XYZ_SW<2:0>				FIFO_EN_Y	FIFO_EN_X	RW	0x07		

FIFO\_MODE<1:0> : FIFO\_MODE<1:0>: FIFO\_MODE defines FIFO mode of the device. Settings as following

FIFO_MODE<1:0>	MODE
11	FIFO
10	STREAM
01	FIFO
00	BYPASS

RAISE\_XYZ\_SW<2:0> is x/y/z axis switcher, default setting is "0: XYZ" and below is the detail configuration. Both raise wake and ear in/out can use this function.

0x3E[5:3]	х	Y	Z
0	Х	Υ	Z
1	х	Z	Y
2	Y	Х	Z
3	Y	Z	Х
4	Z	Х	Y
5	Z	Y	Х
6	Х	Υ	Z
7	х	Y	Z

0x3E[2:0]: User can select the acceleration data of which axis to be stored in the FIFO. This configuration can be done by setting FIFO\_CH, where '111b' for x-, y-, and z-axis, '001b' for x-axis only, '010b' for y-axis only, '100b' for z-axis only.

The information contained herein is the exclusive property of QST, and shall not be distributed,	36 / 37	
reproduced, or disclosed in whole or in part without prior written permission of QST.		

<b>↓\$</b> ₽ <sub>0睿</sub>	Document #:	13-52-20	Title:	QMA6100P Preliminary Datasheet	Rev:
~ -					

Register 0x3f (FIFO_DATA)									
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
FIFO_DATA<							R	0x00	

FIFO\_DATA<7:0>: FIFO read out data. User can read out FIFO data through this register. Data format depends on the setting of FIFO\_CH (0x3e<2:0>). When the FIFO data is the LSB part of acceleration data, and if FIFO is empty, then FIFO\_DATA<0> is 0. Otherwise if FIFO is not empty and the data is effective, FIFO\_DATA<0> is 1 when reading LSB of acceleration.

#### ORDERING INFORMATION

Ordering Number	Temperature Range	Package	Packaging
QMA6100P	-40℃~85℃	LGA-12	Tape and Reel: 5k pieces/reel



### CAUTION: ESDS CAT. 1B

For more information on QST's Accelerometer Sensors contact us at 86-21-69517300.

The application circuits herein constitute typical usage and interface of QST product. QST does not provide warranty or assume liability of customer-designed circuits derived from this description or depiction.

QST reserves the right to make changes to improve reliability, function or design. QST does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

ISO9001 : 2015

China Patents 201510000399.8, 201510000425.7, 201310426346.3, 201310426677.7, 201310426729.0, 201210585811.3 and 201210553014.7 apply to the technology described.

The information contained herein is the exclusive property of QST, and shall not be distributed,	37 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	